This paper presents an improved self sustained oscillating controller circuit using LCC components for improving the overall efficiency of the system. It has a micro controller based active controller, which controls the performance from no-load up to full-load. The steady state characteristics are developed and a design example is given in detail. The proposed controller allows zero current switching at any loading condition which results in a reasonable reduction of power loss during switching with a promising efficiency. Analytical and experimental results verify the achievement the design specifications.
Introduction
With ever increasing concerns about electromagnetic compatibility (EMC) issues, more attention is being paid to resonant converters as they provide better sinusoidal waveforms. Furthermore, resonant converters can make use of natural oscillation to achieve zero voltage switching (ZVS) and/or zero current switching (ZCS) thus eliminating switching losses [1] . As such both higher power-packing densities and conversion efficiencies can be achieved at high switching frequencies without snubbers. The full-bridge converter is widely used in power dc-dc conversions because it can achieve soft-switching with the help of LCC components added in the circuit [2] . The soft-switching techniques for PWM full bridge converter can be classified into two kinds: one is zero-voltage-switching (ZVS) and the other is zero-currentswitching (ZCS). For dc-dc power conversion applications, the conventional phase-shift full-bridge dc/dc converter has drawn more attention in recent decades due to its advantages: high conversion efficiency, high power density, and low electro magnetic interference [3] [4] [5] [6] [7] [8] . In order to obtain high conversion efficiency for dc-dc power conversion applications, a soft-switched dc/dc converter with a LCC primary-side energy storage elements based on [9] [10] [11] [12] is studied and implemented in this paper.
Section II presents the principle of operation of the LCC resonant converter. Successively, the Section III deal with the mathematical analysis of converter. The performance characteristics of the converter are obtained from the mathematical analysis in section IV. An optimum design procedure of this converter is proposed in section V paper only after having a study on the performance characteristics of the LCC resonant converter and it can be considered as a design reference for other engineers. Finally, a 100-kHz, 48W (40V/1.2A) laboratory-made prototype is built up to verify all the theoretical analysis and evaluation. The highest full-load conversion efficiency of this converter reaches about 95.56%. Compared with the traditional dc/dc converter, its advantage in high conversion efficiency shows good potential for various dc-dc power converter applications. Finally, some conclusions of the work are provided in Section IX.
Principle of Operation
Like switch mode dc-to-dc converter, resonant converters are used to convert dc-to-dc through an additional conversion stage: the resonant stage in which dc signal is converted to high frequency ac signal. The potential advantage of resonant converter include the natural commutation of power switches, resulting in low switching power dissipation and reduced component stresses, which in terns results in increased power efficiency and increased switching frequency; higher operating frequencies results in reduced size and weight of equipment and results in faster responses; possible reduction in EMI problems. Since the size and weight of the magnetic components (inductors and transformers) and capacitors in a converter are inversely proportional to the converter switching frequency, many power converters have been designed at progressively higher frequencies in order to reduce excessive size and weight and obtain fast converter transients. In recent years, the market demand for wide applications that need variable speed drives, highly regulated power supplies, uninterruptible power supplies, and the desire to have smaller size and lighter weight power electronics systems has been increased. There are many soft witching techniques available in the literature to improve the switching behavior of dc-to-dc resonant converters. At the time of writing these words, intensive research in soft switching is under way to further improve efficiency with increased switching frequency of power electronic circuits.
A dc-to-dc resonant converter can be described by the major circuit blocks as shown in Figure 1 . The dc-to-ac input inversion circuit, the resonant energy buffer tank circuit, and the ac-to-dc output rectifying circuit. Typically, the dc to ac inversion is achieved by using a various types of switching network topologies. The resonant tank which serves as an energy buffer between the input and output is normally synthesized by using lossless frequency selective network. The purpose of that network is to regulate the energy flow from the source to the load. Finally, the ac-to-dc conversion is achieved by incorporating rectifier circuits at the output section of the converter. resonant converter. The following assumptions are used in the mathematical analysis of the series parallel resonant converter.
Mathematical Analysis of Converter
1) The switches, diodes, inductors, capacitors and snubber components used are ideal.
2) The effects of snubber are neglected.
3) The filter inductance is large enough to keep the load current constant.
4) The high frequency transformer is ideal and has unity turns ratio.
Where N -is the resonant network, R ac -AC equivalent load resistance, V AB -RMS fundamental component of V AB.
From the output circuit of bridge rectifier and filter component to resonant converter fig.3 
 = 2f and f is the switching frequency. The rms value of the fundamental component of Diode Bridge current is calculated using Fourier analysis as 
The equivalent circuit of the converter across the terminal A and B shown in Figure 2 is replaced by its equivalent circuit shown in Figure 5 . In order to simplify the presentation, all the equations are normalized using the following base quantities.
The RMS fundamental voltage across the parallel capacitor C p is given by:
Substituting the Equation (11) in Equation (10), the equation becomes
Substituting the Equation (9) in Equation (12) and after simplification, the equation becomes
where
Substituting Equation (13) in Equation (2) and after normalization, the equation becomes
The equivalent impedance across the terminals A and B is given by
Substituting Equation (5), Equation (11) in Equation (14), the equation becomes
Using Equation (11) in Equation (17) and after simplification, the equation becomes
After simplification and rearranging the terms we get
Normalizing Equation (19), the equation becomes 
Substituting Equation (9) in Equation (4) and after normalization, the equation becomes 
The peak Voltage across C P is obtained using Equation (1) and rearranging the terms.
The load ripple voltage is given by,
V crms is the total rms load voltage.V o is the average load voltage.
The Voltage ripple factor, which is a measure of the ripple content, is given by the equation
Similarly the Voltage ripple factor using the filter elements is given by the equation
where V 2rms represents the rms value of the second harmonic component. 
Performance Characteristics

Variation of Input Impedance Magnitude and Phase Angle vs. Normalized Switching Frequency
The effect of impendence on circuit performance has been studied using Equation (19) to Equation (22) and have been used to draw the curves of the variation of the normalized input impedance magnitude and impedance phase angle, with change in normalized switching yield stress for various values of Q are shown in Figure 6 and Figure 7 respectively. It can be seen that for a particular value of quality factor Q the impedance magnitude decreases as the frequency increases up to a certain value, after which it increases with frequency, but with less effect. The effect of quality factor variation can also be observed. As Q decreases the input impedance magnitude verses normalized switching frequency curve shifts towards higher frequency. It is observed that at about 0.9pu frequency, all the input impedance magnitude curve converges and diverges as the frequency increases.
From impedance phase angle curves the boundary between operation below and above resonance can be identified. The frequency at which the impedance phase angle  is equal to zero is defined as f r . This frequency forms boundary between leading power factor and lagging power factor operation. For f<f r , <0, the resonant circuit represents a capacitive load (below resonance operation), for f>f r , >0 the resonant circuit represents an inductive load (above resonance operation). It is seen from Figure 7 that f r depends on Q.
Variation of Peak Inductor Current vs.
Normalized Switching Frequency
Equation 30 shows that peak inductor current is a function of Q and y. Figure 8 shows that peak inductor current increases with increase in Q, since the output voltage decreases for the same output power. But for a given value of y, it can be seen peak current decreases as load current increases with increase in value of Q.
Variation of Duty Ratio vs. Q for M=1
The qualitative analysis of the relationship between duty ratio and quality factor Q is made. Figure 9 to Figure 16 show how the duty ratio D varies as Q changes, to keep output load voltage constant at particular value. These curves are obtained by solving Equation 15 numerically for duty ratio as a function of Q for various values of converter gain Eo/Ein (for 0.7 to 1.0) and various switching frequency (yield stress = 0.7 to 0.9). It is observed that as the Eo/Ein decreases, the duty ratio versus Q curves shifts downwards. The increase in value of yield stress results in shrinkage of D vs. Q Curve ranges. However when Cs/Cp ratio is observed that the above two characteristics are intensified. The detailed analysis offers each figure is given in the following paragraphs.
If the normalized frequency is further increased, the graphs show similar pattern as described above. Figure 10 , Figure 11 and Figure 12 are shown for yield stress y= 0.8, 0.85 and 0.9 respectively. Figure 13,14,15,16 show the effect of increased capacitance ratio of 2. From these graph, it is observed that as the value of yield stress changes from 0.85 to 0.9, the range of Q becomes narrower with increasing of Eo/Ein, (0.7 to 1.0). Also, at light load (Q is small), when Eo/Ein increases, the duty ratio increases while the spread of duty ratio decreases. Similarly, it becomes narrower and shifts to smaller values of duty ratio D as yield stress increases.
Variation of Duty Ratio vs. Q for m=2
Figure 13 to Figure 16 show how the duty ratio D varies as Q changes, to keep output load voltage constant at particular value. These curves are obtained by solving Equation 15 numerically for duty ratio as a function of Q for various values of converter gain Eo/Ein (for 0.7 to 1.0) and various switching frequency (yield stress = 0.7 to 0.9). It is observed that as the Eo/Ein decreases, the duty ratio versus Q curves shifts downwards. The increase in value of yield stress results in shrinkage of D vs. Q Curve ranges. However when Cs/Cp ratio is observed that the above two characteristics are intensified. The detailed analysis offers each figure is given in the following paragraphs. If the normalized frequency is further increased, the graphs show similar pattern as described above. Figure 13 , Figure 14 , 15 and 16 show the effect of increased capacitance ratio of 2. From these graph, it is observed that as the value of yield stress changes from 0.85 to 0.9, the range of Q becomes narrower with increasing of Eo/Ein, (0.7 to 1.0). Also, at light load (Q is small), when Eo/Ein increases, the duty ratio increases while the spread of duty ratio decreases. Similarly, it becomes narrower and shifts to smaller values of duty ratio D as yield stress increases.
Design of Series Parallel Resonant Converter
Following criteria has been taken into account in order to obtain optimum design of series -parallel resonant converters. 1) Normalized switching frequency `y', such that maintains the lagging power factor conditions.
2) Minimum inverter output peak current for small rating and losses.
3) Minimum stress in series & parallel capacitor. 4) Minimum variation of Duty ratio from full load to no load i.e. good voltage regulation. 
Selection of Cs/Cp (m)
It is observed from Figure 10 and Figure 14 that as m increases, the variation in the duty ratio required to keep the output constant decreases. For regulation of output voltage, the duty ratio has to be varied over larger range for m = 1.compared to m = 2. The effect of m on equivalent input impedance of the resonant network should be considered while taking the values of m. From Equation (19) which is used to plot the variation of equivalent input impedance Zeqpu with the variation on normalized switching frequency and is shown in Figure 6 . From the equation it is observed that as m increases from 1 to 2 the equivalent input impedances Zeqpu of resonant network decrease. This result in increased peak current through various components and consequently increased power loss. So from these considerations, the value of m = 1 should be taken. 
Selection of Normalized Switching Frequency
The output voltage is regulated at all load by proper selection of y. In Figure 10 for y = 0.75 the output voltage can be regulated at Eo/Ein = 0.8 for the variation in Q up to 6. But at y =0. 8, the output voltage can be maintained at this value of only up to Q = 5 ( Figure 11 ). As y increases further, the range of Q up to which the converter can be regulated decreases. This implies that too high value of y cannot be chosen especially when wide load variations are expected. Besides, y should not be of low value. Otherwise operation above resonance may not possible. Keeping these two factors in mind, y = 0.8 have been chosen. It can be seen from figure 10 that for variation in Q up to 5, Eo/Ein =0.8 can be maintained. As shown in Figure 7 , for y =0.8, the input impedance angle changes from positive to negative as the values of Q is changed from 5 corresponding to full load to 1 for light load. This means that near full load, the converter operates above resonance and at partial loads the converter operates below resonance.
Selection of Tank Circuit Q at Full Load
Size of tank depends upon the value of quality factor Q and it should not be large. Equation (19), Equation (20), Equation (21), Equation (22) and Equation (30) show that peak inductor current is a function of Q and y. Figure 8 shows that peak inductor current increases with increase in Q, since the output voltage decreases for the same output power. But for a given value of y, it can be seen that the peak inductor current decreases as load current increases with increase in value of Q. However this decrease is not drastic for values of Q greater than 5. A compromised value of Q = 5 is chosen in this design.
Selection of Normalized Converter Gain
It is clear from the circuit topology that output current is rectified and averaged tank current reflected to the secondary side of the transformer. Since the tank current is directly related to the output current, therefore we should choose a large conversion ratio, so that the turns ratio is minimized, resulting in the smallest possible tank current on the primary for a specified output current on the secondary. Hence the conversion ratio should be chosen close to one. Based on above consideration, the following optimum values are selected in the design of the converter. Normalized frequency y = 0.8. Cs/Cp ratio m = 1 Q of tank circuit at full load = 5 
Design
Experimental Results
This section aims to validate the concepts developed in the previous sections. This section is intended to highlight the compliance of the proposed converter with the desired design specifications. Some testing results are presented in this section to verify the theoretical predictions of previous sections. An experimental proto type has been implemented for a resistive load as shown in Figure 17 . The load rating is 40V, 50W, 1.2A. The resonant inductor is 0.28mH and the inductor is wound around ferrite core and the series resonant capacitor is 0.01F and the capacitor used is of polypropylene film type. The switching frequency is 100 KHz. All the four switches used is of IRF450 with an external fast recovery diode BYE26E connected across each switching device. In the secondary side, the diodes used for rectification are FR306. The filter inductor is 40H and is wound around ferrite core. The filter capacitance is 100F, 63V and the capacitor used is of electrolytic type. Figure 16 to Figure 18 shows the experimental output obtained. In each Figure, (a) shows the voltage across the series inductor and (b) shows the output voltage across the load after connecting the filter elements. Table 3 efficiency obtained with conventional method (without LC) for variable I/P D-C supply voltage and switching frequency = 100 kHz Table 4 efficiency obtained for series parallel resonant converter (proposed method) for I/P D-C supply voltage = 30 V and switching frequency = 100 kHz. Table 1&2 give the Comparison of Results between Calculated and experimental results respectively of Series parallel resonant converter for an input DC supply voltage of 50V and switching frequency of 100 kHz. 
Conclusions
This paper presents a new front-end dc-dc power supply based on the series parallel resonant converter. A detailed design procedure has been given to select the values of the resonant components for a design case. Experimental results show that the proposed converter enjoys a high efficiency. It can be concluded from the experimental output that the variation of the working efficiency with output load power for different duty ratio is in direct proportion with the load.
